



# Active inductor-based tunable impedance matching network for RF power amplifier application

Alireza Saberhari<sup>a,\*</sup>, Saman Ziabakhsh<sup>a</sup>, Herminio Martinez<sup>b</sup>, Eduard Alarcón<sup>b</sup>

<sup>a</sup> Department of Electrical Engineering, University of Guilan, Rasht, Iran

<sup>b</sup> Department of Electronics Engineering, Technical University of Catalunya, Barcelona, Spain

## ARTICLE INFO

### Keywords:

Active inductor  
Power amplifier  
Quality factor  
Tunable matching network

## ABSTRACT

This paper presents the use of a new structure of active inductor named cascoded flipped-active inductor (CASFAI) in a *T*-type high-pass tunable output matching network of a class-E RF power amplifier (RFPA) to control the output power and enhance the efficiency. The designed CASFAI behaves as an inductor in the frequency range of 0–6.9 GHz, and has reached to a maximum quality factor of 4406, inductance value of 7.56 nH, 3rd order harmonic distortion better than –30 dB for 0 dBm input power, while consumes only 2 mW power. In order to consider the performance of the proposed active inductor-based tunable output matching network on the output power level and power added efficiency (PAE) of RFPA, the CASFAI is applied as a variable inductor to the output matching network of RFPA. The overall circuit is designed and validated in ADS in a 0.18  $\mu\text{m}$  CMOS process and 1.5 V supply voltage. The results indicate that by increasing the inductance value of the matching network in constant operating frequency, the PAE peak moves from high power to low power levels without any degradation. Therefore, it is possible to maintain the power efficiency at the same maximum level for lower input drive levels.

© 2015 Elsevier B.V. All rights reserved.

## 1. Introduction

Rapid progress in cellular communication and its spread applications have propelled manufacturers of radio transceivers to integrate their products and decrease the number of off-chip elements. Most of blocks forming the wireless communication systems need to be impedance matched with the inputs and/or outputs of other existing blocks in the system, like power amplifier (PA), low noise amplifier (LNA), etc. Power amplifiers are responsible for amplifying the input modulated RF signal before transferring to the antenna. Due to the limited battery life and also its linearity constraints, improving the efficiency of a PA in mobile applications is essentially important [1]. When designing the output matching network of a PA, the output impedance is usually considered constant. However, it is variable most of the time and imposes mismatch conditions to the amplifier, degrading important parameters such as effective output power, efficiency, and phase characteristic. For example, in mobile cell phones, the input impedance of the antenna can be considerably changed by the presence of humans in its vicinity [2]. Furthermore, a mismatch increases the reflection between blocks, and hence, decreases the RF circuit performance, considerably. The impedance

matching network can decrease this reflection, maximizes the transferred power to the load, and also minimizes the returns from the load. The impedance matching occurs at a certain frequency (especially at the resonance frequency) and causes that the maximum power is transferred between the supply and load. For an efficient change in the load impedance of the output stage as a function of desired output power level and also for increasing the total efficiency of the PA, a tunable impedance matching network including one or more elements with tuning capability is needed to obtain a desired impedance value. Furthermore, these matching networks can compensate amplitude and phase distortions produced by transistors. On the other hand, amplifiers usually suffer from efficiency reduction in low power region [3]. Therefore, having an efficiency enhancement strategy for low power operating conditions is mandatory.

Most architectures of tunable impedance matching network insert phase variation to the power gain, meaning that each output power has a different phase, causing AM–PM distortion. This will result in linearity degradation of a PA. One invoked method to overcome this issue is using a constant phase matching network. The *T*-type high-pass matching network, shown in Fig. 1, consisting of two high-pass LC networks with constant phase characteristic, is considered here as a variable impedance converter, which converts the system impedance  $Z_0$  to the desired load impedance without any phase variation [3].

\* Corresponding author. Tel.: +98 13 33690274-8; fax: +98 13 33690271.  
E-mail address: [a\\_saberhari@guilan.ac.ir](mailto:a_saberhari@guilan.ac.ir) (A. Saberhari).




Fig. 1. Configuration of a variable impedance converter using a high-pass  $T$  network.

The input impedance and phase difference between input and output currents of the  $T$ -type matching network at the resonance frequency,  $\omega = \omega_0 = (1/\sqrt{L_P C_S})$ , is as follows:

$$Z_{in} = R_{opt} = \frac{L_P}{Z_0 C_S} \text{ \& } \Delta\phi = \frac{\pi}{2} \quad (1)$$

According to (1), at the specified resonance frequency, which corresponds to a constant value for the product of tunable capacitance,  $C_S$ , and inductance,  $L_P$ , the desired impedance can be varied as a ratio of inductance to capacitance, while the phase difference between the input and output signals is constant ( $\pi/2$ ).

Although, there is a little circuit complexity in the matching networks consisting of passive elements, spiral inductors and variable capacitors (varactors), the tuning range of varactors are limited, while spiral inductors are very bulky with low and fixed inductance, low quality factor and self-resonance frequency, sensitive to temperature variation at high frequencies, and incompatible with low cost standard CMOS processes [4]. Therefore, this paper presents a  $T$ -type matching network with gyrator-based active inductor as a tunable matching network for RFPA, which has more advantages in terms of higher quality factor, tunability performance, ability to implement in low cost CMOS processes, and appropriate for reducing size and cost of the chips.

This paper is organized as follows; in section II, the proposed CMOS active inductor employed in the RFPA is introduced. Section III presents the RFPA design procedure with the active inductor-based tunable output matching network and the results are explored. Finally, conclusion is summarized in section IV.

## 2. Proposed active inductor

The idea of active inductor originates from the theory of gyrator which is based on two back-to-back connected positive and negative transconductors [5,6]. As shown in Fig. 2(a), when the output port of gyrator is loaded by a capacitor, named gyrator-C network, its input impedance shows inductive behavior, as follows:

$$Z_{in} = s \frac{C}{g_{m1} g_{m2}} \Rightarrow L = \frac{C}{g_{m1} g_{m2}} \quad (2)$$

Since the input or output impedances of the transconductors in the gyrator-C network are limited, the synthesized inductor is lossy, meaning that it has parasitic resistance and capacitance. The small signal equivalent circuit of a lossy gyrator-C network can be represented by an RLC network as shown in Fig. 2(b). This means that the circuit has inductive characteristic only in a specific frequency range.

Usually, simple structures are preferred for RF circuits [7–11]. The configuration of basic flipped-active inductor (FAI) introduced in [9] and [10] is very simple and consists of only two transistors. As shown in Fig. 3(a), transistor  $M_2$  located in the forward path has a positive transconductance ( $g_{m2}$ ) while transistor  $M_1$  in the feedback path provides a negative transconductance ( $g_{m1}$ ). However, it suffers from low input voltage swing limited to the nMOS threshold voltage minus the overdrive voltage of transistor  $M_2$ ,




Fig. 2. (a) Gyrator-C network, and (b) equivalent RLC model.




Fig. 3. (a) Basic flipped-active inductor, (b) cascoded flipped-active inductor, and (c) small signal equivalent circuit.

which is not sufficient in most applications and increases non-linearity. Furthermore, this design requires more power consumption to achieve adequate inductance value and high quality factor. In order to overcome these problems, a cascoded flipped-active inductor (CASFAI) presented in [11] is used here for the tunable output matching network of RFPA. In this structure, as shown in Fig. 3(b), a common-gate pMOS transistor  $M_3$ , added in the feedback path, increases the feedback gain and decreases the equivalent series resistance ( $R_s$ ) of the inductor by a factor of  $g_{m3} r_{o3}$ , where  $r_{o3}$  is the output resistance of the aforementioned transistor  $M_3$ . This leads to an increase in the quality factor of CASFAI in comparison to the conventional FAI. Additionally, the input voltage swing of this architecture can be increased with respect to the conventional FAI, as the drain voltage of  $M_2$  has a value of  $V_{D2} = V_{SG3} + V_{G3}$ , which can be close to  $V_{dd}$  [12]. Moreover,

due to the additional loop gain provided by the transistor  $M_3$ , the drain voltage of transistor  $M_2$  has a small variation, leading to a decrease in the effect of the channel length modulation, which in turn improves the linearity performance [11].

From Fig. 3(c), by neglecting the gate-drain capacitance and considering  $g_m \gg g_o$ , the equivalent RLC model parameters of the CASFAI are as follows:

$$C_p = C_{gs2}, G_p = 1/R_p \approx g_{m2}$$

$$R_s = \frac{g_{o2}g_{o3}}{g_{m1}g_{m2}g_{m3}}, L_s = \frac{C_{gs3}}{g_{m2}g_{m3}} \quad (3)$$

where  $g_{mi}$ ,  $g_{oi}$ , and  $C_{gsi}$  are the transconductance, output

conductance, and gate-source capacitance of transistor  $M_i$ , respectively. By neglecting the series resistance, the self-resonance frequency,  $\omega_0$ , and  $Q$  of the CASFAI circuit can be expressed as:

$$\omega_0 = \sqrt{\omega_{t2}\omega_{t3}}, Q = \frac{\omega_0}{BW} = \sqrt{\frac{\omega_{t3}}{\omega_{t2}}} \quad (4)$$

where  $\omega_{ti} = g_{mi}/C_{gsi}$  is the unity-gain frequency of transistor  $M_i$ . An interesting point is that the transistor  $M_1$  does not affect the inductance value of the CASFAI, leading to more degrees of freedom in the design procedure. Hence, increasing the dimensions of  $M_1$  further reduces the series resistance and, opposite to the FAI structure, it helps to achieve a higher quality factor without degrading the inductance value. Additionally, the inductance value can be increased by reducing the transconductance of  $M_2$ , enhancing the parallel resistance and the quality factor. In this case, the reduction effect of  $g_{m2}$  on the series resistance can be compensated by increasing  $g_{m1}$ . Alternatively, unlike the basic FAI structure, in order to have a high  $Q$  without degrading  $\omega_0$ ,  $\omega_{t3}$  can be increased just by the bias current of the transistor  $M_3$  ( $I_b$ ) and without any additional current source [11].

One of the most important characteristics of the active inductor used in the RFPA is its linearity performance. Considering Fig. 3(b) to calculate the second and third order harmonic distortions,  $HD_2$  and  $HD_3$ , of the proposed CASFAI, the input current of the inductor,  $I_{in}$ , should be determined as a nonlinear function of the input voltage,  $V_{in}$ . By using a Taylor series expansion and considering the first three terms,  $I_{in}$  versus  $V_{in}$  can be derived as follows:

$$I_{in} = \beta_1 V_{in} + \beta_2 V_{in}^2 + \beta_3 V_{in}^3 \quad (5)$$

where the coefficients  $\beta_1$ ,  $\beta_2$ , and  $\beta_3$  should be determined through the circuit analysis. On the other hand, the input current of the active inductor is achieved as:

$$I_{in} = I_1 - I_2 \quad (6)$$

where,  $I_1$  and  $I_2$  are the drain currents of the transistors  $M_1$  and  $M_2$ , respectively. Using the Taylor series, the drain current of a NMOS transistor can be expressed as [13]:

$$I_d = I_{dc} + g_m V_{gs} + \frac{g'_m}{2} V_{gs}^2 + \frac{g''_m}{6} V_{gs}^3 \quad (7)$$

where  $I_{dc}$  is the DC bias current,  $V_{gs}$  is the voltage signal across the gate-source of the transistor, and  $g_m$ ,  $g'_m$ , and  $g''_m$  are given by:

$$g_m = \frac{\partial I_d}{\partial V_{gs}}, \quad g'_m = \frac{\partial^2 I_d}{\partial V_{gs}^2}, \quad g''_m = \frac{\partial^3 I_d}{\partial V_{gs}^3} \quad (8)$$

As a result, by considering just the signal current, the drain current of the transistor  $M_2$ ,  $I_2$ , is as follows:

$$I_2 = -g_{m2} V_{in} + \frac{g'_{m2}}{2} V_{in}^2 - \frac{g''_{m2}}{6} V_{in}^3 \quad (9)$$

In order to calculate the drain current of the transistor  $M_1$ , we assume that the entire signal current of the transistor  $M_2$  flows through the transistor  $M_3$  and is converted to voltage at the gate of  $M_1$  through the nonlinear resistance of the transistor  $M_3$ . So, the gate voltage of  $M_1$ ,  $V_x$ , can be written as:

$$V_x = \alpha_1 I_3 + \alpha_2 I_3^2 + \alpha_3 I_3^3 = -\alpha_1 I_2 + \alpha_2 I_2^2 - \alpha_3 I_2^3 \quad (10)$$

where:

$$\alpha_1 = \frac{\partial V_x}{\partial I_3}, \quad \alpha_2 = \frac{1}{2} \frac{\partial^2 V_x}{\partial I_3^2}, \quad \alpha_3 = \frac{1}{6} \frac{\partial^3 V_x}{\partial I_3^3} \quad (11)$$

As a result, the drain current of  $M_1$  can be given by:

$$I_1 = g_{m1} V_x + \frac{g'_{m1}}{2} V_x^2 + \frac{g''_{m1}}{6} V_x^3 \quad (12)$$

By substituting Eqs. (9), (10), and (12) in (6),  $\beta_1$ ,  $\beta_2$ , and  $\beta_3$  can be derived, which are indicated in Eqs. (13)–(15). The second and




Fig. 4. Characterizations of the CASFAI: (a) Inductance value, (b) quality factor, (c) S-parameter, and (d)  $HD_3$  versus input power.

third order harmonic distortions can be expressed as Eqs. (16) and (17), respectively.

A brief performance characteristic of the proposed CASFAI structure in a 0.18  $\mu\text{m}$  CMOS process and 1.5 V supply voltage is shown in Fig. 4. The width of transistors  $M_1$ – $M_3$  is 16  $\mu\text{m}$ , 17.5  $\mu\text{m}$ , and 24  $\mu\text{m}$ , respectively, all with the length of 0.18  $\mu\text{m}$ . As it is obvious, the proposed structure shows inductance behavior in the frequency range between 0–6.9 GHz and has reached to a high quality factor of 4406 and inductance value of 7.56 nH, while consumes only 2 mW power. Additionally, the proposed CASFAI has a proper linearity performance at 2.4 GHz operating frequency due to its wider dynamic range and less sensitivity to channel length modulation. Fig. 5 shows the large signal S-parameter simulation of the proposed CASFAI at the same frequency. As it can be seen, the CASFAI starts to distort around 8 dBm input power level. However, the deviation of real part and imaginary part of  $S_{11}$  is around 0.5 dB and 0.06 dB, respectively for 0–15 dBm power range. Table 1 shows the maximum quality factor, power consumption, inductance value, inductance range, and supply voltage of the CASFAI in comparison with some other works. Although the inductance value of the CASFAI is lower than that in [4,7,14], its maximum quality factor as well as its inductance range is higher, while dissipates less power than [4,7,8].

### 3. Proposed RFPA with tunable active inductor-based output matching network

In this section, the performance characteristic of a class-E RFPA with T-type tunable output matching network based on the proposed active inductor is discussed. Fig. 6 shows the structure of a class-E PA circuit including the finite DC-feed inductance ( $L_{dc}$ ), shunt capacitance ( $C_p$ ), input and output matching networks ( $L_2$ – $C_2$ – $L_g$  and  $L_p$ – $C_s$ ), and a series resonance network ( $L_1$ – $C_1$ ) tuned at the fundamental harmonic of input signal, leading that only a sinusoidal signal will be passed to the load. The inductor  $L_g$  is also responsible for biasing the transistor  $M_E$ . The gate bias voltage ( $V_g$ ) of transistor  $M_E$  is set to the threshold point to have a duty cycle of 50%.

Input matching network is used to increase the power gain, while output matching one increases the maximum output power level and efficiency for a given input power level [15]. This paper focuses on the output matching network which converts the standard load resistance (50  $\Omega$ ) to the desired load ( $R_{opt}$ ).

In order to have a PA with tunable output matching network, the passive inductor  $L_p$  in Fig. 6 is replaced by its proposed CASFAI active counterpart, as shown in Fig. 7, and the overall circuit is designed for 2.4 GHz operating frequency. As the inductance value of the designed CASFAI equals 4.1 nH at 2.4 GHz and 1.5 V supply voltage (according to Fig. 4(a)), the needed capacitors  $C_s$  for the output matching network are as below:

$$\beta_1 = g_{m2} [1 + \alpha_1 g_{m1}] \quad (13)$$




Fig. 5. Large signal S-parameter simulation of the CASFAI.

Table 1

Performance comparison of CASFAI with some works.

Reference	[4]	[7]	[8]	[14]	CASFAI
Q-Factor	244	1.5	68000	1067	4406
Inductance value (nH)	153	39	1.1	550	7.56
Power consumption (mW)	10	3	5	0.65	2
Inductance range (GHz)	0.16	0.35	0.53	5.6	6.9
Supply voltage (V)	1.8	3	2	1.8	1.5

$$\beta_2 = g_{m2}^2 \left[ \alpha_2 g_{m1} + \alpha_1^2 \frac{g_{m1}'}{2} \right] - \frac{g_{m2}'}{2} [1 + \alpha_1 g_{m1}] \quad (14)$$

$$\beta_3 = \frac{g_{m2}'}{6} [1 + \alpha_1 g_{m1}] + \alpha_1 g_{m2}^3 \left[ \alpha_2 g_{m1}' + \frac{\alpha_1^2 g_{m1}''}{6} \right] - g_{m2} \left[ g_{m2}' \left( \alpha_2 g_{m1} + \alpha_1^2 \frac{g_{m1}'}{2} \right) - \alpha_3 g_{m1} g_{m2}^2 \right] \quad (15)$$

$$HD_2 = \frac{1}{2} \beta_2 V_{in} = \frac{V_{in}}{2} \frac{1}{(1 + \alpha_1 g_{m1})} \left[ g_{m2} \left( \alpha_2 g_{m1} + \alpha_1^2 \frac{g_{m1}''}{2} \right) - \frac{1}{2} \frac{g_{m2}'}{g_{m2}} (1 + \alpha_1 g_{m1}) \right] \quad (16)$$

$$HD_3 = \frac{1}{4} \beta_3 V_{in}^2 = \frac{V_{in}^2}{4} \left[ \frac{g_{m2}'}{6 g_{m2}} + \frac{1}{(1 + \alpha_1 g_{m1})} \left( \alpha_1 g_{m2}^2 \left( \alpha_2 g_{m1}' + \frac{\alpha_1^2 g_{m1}''}{6} \right) - g_{m2}' \left( \alpha_2 g_{m1} + \alpha_1^2 \frac{g_{m1}'}{2} \right) + \alpha_3 g_{m1} g_{m2}^2 \right) \right] \quad (17)$$

$$C_s = \frac{1}{L_p \omega^2} \Rightarrow C_s = 1.1 \text{ pF} \quad (18)$$

According to Eq. (1) and based on the above parameters for the output matching network, the standard constant load resistance  $R_L = 50 \Omega$  is converted to the desired load of  $R_{opt} \approx 75 \Omega$  through the output matching network. Therefore, the output power of the RFPA,  $P_{out}$ , DC-feed inductance,  $L_{dc}$ , and shunt capacitance,  $C_p$ , is obtained which equal approximately 16 dBm, 3.64 nH, and 0.6 pF, respectively, based on the class-E design equations, as below [16,17]:

$$P_{out} = 1.365 \frac{V_{dd}^2}{R_{opt}} \quad (19)$$

$$L_{dc} = 0.732 \frac{R_{opt}}{\omega} \quad (20)$$

$$C_p = \frac{0.685}{\omega R_{opt}} \quad (21)$$

where  $V_{dd}$  and  $\omega$  are the supply voltage and resonance frequency, respectively. Other parameters of the RFPA are listed in Table 2.

The layout of the proposed RFPA with active inductor-based output matching network is shown in Fig. 8. The total chip area is 0.52 mm<sup>2</sup>.

Fig. 9 shows the drain voltage and current waveforms of the RFPA, which confirms that the PA works as a class-E power amplifier with non-overlapping current and voltage. Additionally, the drain current and voltage are not at their maximum level at the same time, reducing the power dissipation of the power device.

Some characteristics of the RFPA are given in Fig. 10. In particular, on the one side, Fig. 10(a) shows the efficiency of the amplifier versus input power. As it can be seen, the power efficiency is about 72% at input power level of 0 dBm. Additionally, for the same input power level, the amplifier generates an output power about 15 dBm at the operating frequency of 2.4 GHz, as shown in Fig. 10(b). On the other hand, power gain and power added efficiency (PAE) versus output power level is given in Fig. 10 (c) and (d), respectively. As it is obvious, for the mentioned output






Fig. 6. Schematic of a CMOS class-E power amplifier with impedance matching networks.




Fig. 7. Schematic of the class-E RFPA with the proposed active inductor-based output matching network.

Table 2  
RFPA parameters.

Parameter	Value	Parameter	Value
$L_1$	9 nH	$L_2$	0.01 nH
$C_1$	0.5 pF	$C_2$	0.5 pF
$M_E$	220 $\mu\text{m}/0.18 \mu\text{m}$	$L_g$	5 nH




Fig. 9. Drain voltage and current waveforms of the RFPA.





Fig. 8. Layout of the proposed RFPA with active inductor-based output matching network.

power level of 15 dBm, the RFPA has reached to the maximum PAE of 70%. Furthermore, the output power and PAE of the RFPA as a function of input power variations in the range of  $-20$  to  $10$  dBm are demonstrated in Fig. 11. The results reveal that PAE has reached to its maximum value of 70% at the input power level of 0 dBm, in which the output power is 15 dBm.

The effect of temperature variation on the PAE and power gain of the RFPA with active inductor-based output matching network is given in Fig. 12. As it can be seen, when the temperature varies from  $-20^\circ\text{C}$  to  $+80^\circ\text{C}$ , the PAE and power gain change only 5% and 0.25 dB, respectively.


In order to consider the effect of the active inductor on the RFPA nonlinearity, the output spectrum of the RFPA with active inductor-based output matching network is given in Fig. 13 in comparison with the case of using a passive spiral inductor in the




**Fig. 10.** Characterizations of the RFPA, (a) efficiency, (b) output power, (c) power gain, and (d) PAE.

output matching network of the RFPA. As it can be seen, the active inductor increases  $HD_3$  of the overall circuit just by 3 dB. As a result, the utilized active inductor has no significant effect on the linearity performance of the RFPA.

In order to evaluate the tunability effect of the proposed active inductor-based tunable output matching network on the output power level control and PAE of the RFPA, Eq. (1) is rewritten versus active inductor  $L_p$  as (22), in which the product of  $C_S$  and  $L_p$  is



**Fig. 11.** Output power and PAE of the RFPA as a function of input power variations.



**Fig. 12.** Effect of temperature variation on (a) PAE, and (b) power gain of the RFPA.


considered constant according to the resonance frequency.

$$Z_{in} = R_{opt} = \frac{(L_p \omega_0)^2}{Z_0} \quad (22)$$


As a consequence, at the constant operating frequency, the desired load resistance, and hence, output power level can be changed by considering different values for the tunable inductor. For this purpose, the inductance value has been increased in two ways by increasing the bias voltage of transistors  $M_3$  or  $M_6$  ( $V_a$  or  $V_{Bias}$  in Fig. 7).

Fig. 14 shows the PAE of the RFPA versus output power level for different values of the active inductor bias voltages. The results reveal that as the optimum load resistance increases by increasing the inductance value, the PAE peak moves from high power to low power levels without any degradation. Therefore, it is possible to retain the power efficiency at the same maximum level for lower input drive levels, whereas in the case of a fixed output matching network, the PAE will be degraded when the output power level moves down.

Performance characteristics of the proposed RFPA with active inductor-based output matching network in comparison with some other works [3,17–19] are summarized in Table 3. Although



**Fig. 13.** Output spectrum of the RFPA, (a) with active inductor-based output matching network, and (b) with passive spiral inductor in the output matching network.



**Fig. 14.** Tunability effect of the proposed active inductor on PAE of the RFPA, the inductance value has been changed in two ways: (a) Changing  $V_a$ , and (b) changing  $V_{bias}$ .

the output power of the proposed RFPA is lower than that in [17–19], its required input power is lower than [18,19], while it has reached to a maximum PAE of 70%.

**Table 3**

Performance summary of the RFPA with active inductor-based output matching network in comparison with some works.

Ref.	[3]	[17]	[18]	[19]	This work
Data	Exp.	Pre-layout Sim.	Pre-layout Sim.	Post-layout Sim.	Sim. Pre-layout Sim.
Freq. (GHz)	1.75	2.4	2.4		2.45 2.4
$V_{dd}$ (V)	2	1.8	3.3		3.3 1.5
$P_{in}$ (dBm)	–	0	16		+5 0
$P_{out}$ (dBm)	15	21.1	26	23	24.1 15
PAE (%)	43	57	45	44.5	50.6 70
Area (mm <sup>2</sup> )	–	–	0.37 <sup>a</sup>		1.01 0.52

<sup>a</sup> This work used bond wires as inductors.

#### 4. Conclusion

An active inductor-based  $T$ -type high-pass tunable output matching network with a new structure of CASFAI active inductor for a class-E RFPA is presented in order to control the output power and enhance the efficiency. The performance metrics of the designed CASFAI indicate that it behaves as an inductor in the frequency range of 0–6.9 GHz, and has reached to a maximum quality factor of 4406, inductance value of 7.56 nH, 3rd order harmonic distortion better than –30 dB for 0 dBm input power, while consumes only 2 mW power. To evaluate the tunability performance of the proposed CASFAI-based tunable output matching network on the output power level and PAE of RFPA, it is applied as a variable inductor to the output matching network of RFPA and the overall circuit is validated in ADS in a 0.18  $\mu$ m CMOS process and 1.5 V supply voltage. The results indicate that by increasing the inductance value of the matching network in constant operating frequency, the PAE peak moves from high power to low power region without any efficiency degradation, and hence, it is possible to maintain the power efficiency at the same maximum level for lower input drive levels.

#### References

- [1] Y. Yoon, J. Kim, H. Kim, K.H. An, O. Lee, C.H. Lee, J.S. Kenney, A dual-mode CMOS RF power amplifier with integrated tunable matching network, *IEEE Trans. Microw. Theory Tech.* 60 (1) (2012) 77–88.
- [2] Y. Medeiros, R.N. Lima, F.R. Sousa, RF amplifier with automatic impedance matching system, in: *Proceedings of the IEEE Latin American Symp Circuits Syst (LASCAS'11)*, Feb 2011, pp. 1–4.
- [3] J.S. Fu, A. Mortazawi, Improving power amplifier efficiency and linearity using a dynamically controlled tunable matching network, *IEEE Trans. Microw. Theory Tech.* 56 (12) (2008) 3239–3244.
- [4] D. Selvathi, M. Pown, Design of band pass filter using active inductor for RF receiver front-end, in: *Proceeding of the IEEE International Conference on Communication and Network Technologies (ICNT'14)*, Dec 2014, pp. 296–301.
- [5] S.L. Jang, et al., A small die area and wide locking range CMOS frequency divider, *Microw. Opt. Technol. Lett.* 50 (2) (2008) 541–544.
- [6] F. Yuan, *CMOS Active Inductors and Transformers Principle, Implementation, and Applications*, Springer, US, 2008.
- [7] L. Pantoli, V. Stornelli, G. Leuzzi, Class AB tunable active inductor, *Electron. Lett.* 51 (1) (2015) 65–67.
- [8] G. Leuzzi, V. Stornelli, L. Pantoli, S. Del Re, Single transistor high linearity and wide dynamic range active inductor, *Int. J. Circuit Theory Appl.* 43 (3) (2015) 277–285.
- [9] Y. Wu, X. Ding, M. Ismail, H. Olsson, RF band pass filter design based on CMOS active inductors, *IEEE Trans. Circuits Syst. II* 50 (12) (2003) 942–949.
- [10] Y. Wu, M. Ismail, H. Olsson, A novel CMOS fully differential inductor less RF band pass filter, in: *Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'2000)*, May 2000, pp. 149–152.
- [11] A. Saberikari, S. Ziabakhsh, H. Martínez, E. Alarcón, Design and comparison of flipped active inductors with high quality factors, *Electron. Lett.* 50 (19) (2014) 925–927.
- [12] J. Ramirez-Angulo, et al., Comparison of conventional and new flipped voltage structures with increased input/output signal swing and current sourcing/

sinking capabilities, in: Proceedings of the IEEE Midwest Symposium on Circuits and Systems (MWSCAS'05), Aug 2005, pp. 1151–1154.

- [13] B. Kim, J.S. Ko, K. Lee, A new linearization technique for MOSFET RF amplifier using multiple gated transistors, *IEEE Microw. Guided Wave Lett.* 10 (9) (2000) 371–373.
- [14] J. Manjula, S. Malarvizhi, Design of low power low noise tunable active inductors for multiband RF front end communication circuits, in: Proceedings of the IEEE International Conference on Communications Signal Processing (ICCS'13), Apr 2013, pp. 868–872.
- [15] K. Narendra, T. YewKok, Optimised high-efficiency class E radio frequency power amplifier for wide bandwidth and high harmonics suppression, *IET Circuits Devices Syst.* 8 (2) (2014) 82–89.
- [16] N. Kumar, C. Prakash, A. Grebennikov, A. Mediano, High-efficiency broadband parallel-circuit class E RF power amplifier with reactance-compensation technique, *IEEE Trans. Microw. Theory Tech.* 56 (3) (2008) 604–612.
- [17] S.R. Meshkin, A. Saberkeri, M. Niaboli-Guilani, A novel 2.4 GHz CMOS class-E power amplifier with efficient power control for wireless communications, in: Proceedings of the IEEE Int. Conf. Electron. Circuits Syst. (ICECS'10), Dec 2010, pp. 599–602.
- [18] S.A.Z. Murad, R.K. Pokharel, H. Kanaya, K. Yoshida, O. Nizhnik, A 2.4-GHz 0.18- $\mu\text{m}$  CMOS class E single-ended switching power amplifier with a self-biased cascode, *Int. J. Electron. Commun. (AEÜ)* 64 (9) (2010) 813–818.
- [19] J.F. Huang, R.Y. Liu, P.S. Hong, An ISM band CMOS power amplifier design for WLAN, *Int. J. Electron. Commun. (AEÜ)* 60 (7) (2006) 533–538.



**Alireza Saberkeri** (S'09-M'11) received the B.Sc. degree in Electrical Engineering from Iran University of Science and Technology (IUST), Tehran / University of Guilan, Rasht, Iran, in 2002 and the M.Sc. and Ph.D. degrees both in Electrical Engineering from Iran University of Science and Technology (IUST), Tehran, Iran, in 2004 and 2010, respectively (all with honors). Since 2010, he has been with the Department of Electrical Engineering at University of Guilan as an Assistant Professor. During the period 2008–2009, he joint the group of Energy Processing Integrated Circuits (EPIC), Department of Electronics Engineering, Technical University of Catalunya (UPC), Barcelona, Spain, as a Visiting Scholar and

worked on “CMOS Linear Low-Dropout Regulators for Wideband-Tracking Linear-Assisted Scheme” & “RF Transmitter Architectures Considering Wideband Adaptive Supply of RF PA”. He has authored or co-authored more than 50 international scientific publications including journals and conference proceedings. He was the technical program committee (TPC) member of the IEEE Latin American Symposium on Circuits and Systems (LASCAS'13, LASCAS'14, and LASCAS'15) and IEEE International Conference on Emerging Technologies and Factory Automation (ETFA'14), and also the organizing committee member of the IEEE International Conference on Pattern Recognition and Image Analysis (IPRIA'15) and IEEE International ISC Conference on Information Security and Cryptology (ISCISC'15). He has served as a reviewer for the IEEE Transactions on Electron Devices, Electronics Letters, Analog Integrated Circuits and Signal Processing, Wiley International Journal of Circuit Theory and Applications, International Journal of Electronics, Elsevier Microelectronics Journal, Elsevier Integration, the VLSI Journal, Journal of Circuits, Systems, and Computers, Electronics and Electrical Engineering, International Journal for the Computation and Mathematics in Electrical and Electronic Engineering, Journal of Low Power Electronics, International Journal of Signal and Data Processing, Iranian Journal of Electrical and Computer Engineering, and also ISCAS, MWSCAS, ICECS, LASCAS, ECCTD, ETFA, and ISWTA conferences. His fields of interest include the areas of Analog, RF, and Mixed-Signal Microelectronics with particular interest in On-Chip Power Management Circuits, Analog Circuits for Energy Harvesting Applications and Biomedical Implants, Linear and Low-Dropout Regulators, Current-Mode Circuit Design, CMOS LNAs and Mixers, RF Power Amplifiers, and Low-Power and Low-Voltage Integrated Circuits. Dr. Saberkeri is a member of IEEE Solid-State Circuits and Circuits and Systems societies.



**Saman Ziabakhsh** received his B.Sc. in Electrical Engineering at the University of Azad Lahijan in 2009. He is currently M.Sc. student in Electrical Engineering in University of Guilan. He is designing an active inductor-based tunable matching network for power amplifier application. His research interests include design of active inductor for RF circuits and design of power amplifiers.



**Herminio Martinez-Garcia** received the B.Eng. degree (National Award) in Electrical Engineering, the M.S. degree (National Award) in Electronics Engineering and the Ph.D. degrees in Electronics Engineering (all three with honors) from the Technical University of Catalonia (UPC) in Barcelona, Spain, in 1994, 1998 and 2003, respectively. During the period 1995–1998, Dr. Martinez-Garcia was a half-time Assistant Professor at the Department of Electronics of the College of Industrial Engineering of Barcelona (EUETIB-CEIB), where he became a full-time Assistant Professor at the same Department in September 1998. In September 2000 he joined the Department of Electronics Engineering of the Technical University of Catalonia (UPC), where he became an Associate Professor in 2006 and researcher with the Energy Processing and Integrated Circuits (EPIC) Group of the UPC. From October 2008 to March 2009, he was a Visiting Professor at the Analog & Mixed Signal Center (AMSC) of the Department of Electrical and Computer Engineering of the Texas A&M University (TAMU) at College Station, Texas (USA). Professor Martinez-Garcia currently teaches analog circuits design, communication systems, and data acquisition and control systems. His research focuses on the area of DC-DC power converters and their control, and analog circuit design with emphasis in analog microelectronics and particular interest in continuous-time filters and automating tuning design. He has participated in five Spanish national research projects. He has authored or co-authored about forty scientific papers in journals and conference proceedings and 15 books and book chapters. Dr. Martinez is a member of the IEEE Solid-State Circuits, Power Electronics, and Education Societies.



**Eduard Alarcon** received the M.Sc. (national award) and Ph.D. degrees in Electrical Engineering from the Technical University of Catalunya (UPC BarcelonaTech), Spain, in 1995 and 2000, respectively. Since 1995 he has been with the Department of Electronic Engineering at UPC, where he became Associate Professor in 2000. He is head of the Energy Processing Integrated Circuits (EPIC group) and the scientific co-director of N3CAT, the center for Nanonetworks at UPC. During the period 2006–2009 he was Associate Dean of International Affairs at the School of Telecommunications Engineering, UPC. From August 2003 to January 2004, July–August 2006 and July–August 2010 he was a

Visiting Professor at the CoPEC center, University of Colorado at Boulder, US, and during January–June 2011 he was Visiting Professor at the School of ICT/Integrated Devices and Circuits, Royal Institute of Technology (KTH), Stockholm, Sweden. He has co-authored more than 300 international scientific publications, 4 books, 4 book chapters and 8 patents, and has been involved in different National, European and US R&D projects within his research interests including the areas of on-chip energy management circuits, energy harvesting and wireless energy transfer, and communications at the nanoscale. He has been funded and awarded several research projects by companies including Google, Samsung and Intel. He is the PI of the Guardian Angels EU FET flagship project at UPC. He has given 35 invited or plenary lectures and tutorials in Europe, America and Asia, was appointed by the IEEE CAS society as distinguished lecturer for 2009–2010 and lectures yearly MEAD courses at EPFL. He is Vice President of the IEEE CAS society, was elected member of the IEEE CAS Board of Governors (2010–2013) and member of the IEEE CAS long term strategy committee. He was recipient of the Myril B. Reed Best Paper Award at the 1998 IEEE Midwest Symposium on Circuits and Systems. He was the invited co-editor of a special issue of the Analog Integrated Circuits and Signal Processing journal devoted to current-mode circuit techniques, and a special issue of the International Journal on Circuit Theory and Applications. He co-organized special sessions related to on-chip power management at IEEE ISCAS03, IEEE ISCAS06 and NOLTA 2012, and lectured tutorials at IEEE ISCAS09, ESSCIRC 2011, IEEE VLSI-DAT 2012 and APCCAS 2012. He was the 2007 Chair of the IEEE Circuits and Systems Society Technical Committee of Power Systems and Power Electronics Circuits. He was the technical program co-chair of the 2007 European Conference on Circuit Theory and Design - ECCTD07 and of LASCAS 2013, Special Sessions co-chair at IEEE ISCAS 2013, tutorial co-chair at ICM 2010 and ISCAS 2013, Demo Chair of BodyNets 2012, track co-chair of the IEEE ISCAS 2007, IEEE MWSCAS07, IEEE ISCAS 2008, ECCTD'09, IEEE MWSCAS09, IEEE ICECS'2009, ESSCIRC 2010, PwrSOC 2010, IEEE MWSCAS12 and TPC member for IEEE WISES 2009, WISES 2010, IEEE COMPEL 2010, IEEE ICECS 2010, IEEE PRIME 2011, ASQED 2011, ICECS 2011, INFOCOM 2011, MoNaCom 2012, LASCAS 2012, PwrSOC 2012, ASQED 2012, IEEE PRIME 2012, IEEE iThings 2012 and CDIO 2013. He served as an Associate Editor of the IEEE Transactions on Circuits and Systems - II: Express briefs (2006–2007) and currently serves as Associate Editor of the Transactions on Circuits and Systems - I: Regular papers (2006), Elsevier's Nano Communication Networks journal (2009–), Journal of Low Power Electronics (JOLPE) (2011) and in the Senior Editorial Board of the IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2010).